Abstract
SoCBase-DE: A Template-based SoC Design Flow
To explore the SoC design space more intensively, we developed a SystemC-based design environment, which will be referred to as SoCBase-DE [1]. We provide a communication channel library that defines four categories of abstract channels such as FIFO, array, broadcast, and variable, which can be reused to capture behaviors related to communications and memories of multimedia systems. Furthermore, for each channel, the library provides channel architecture templates (CATs), which are reusable parameterized implementations of the channel. A CAT, which was captured by SystemC, can be refined into various communication architectures while keeping the interfaces of computation blocks. Figure 1 shows an example of communication refinement on the SoCBase-DE design flow. Array channel A can be refined into a SDRAM-based array channel (A'), and array channel B can be refined into an on-chip SRAM based array channel (B').
In SoCBase-DE, designers can easily explore the architecture space of a complex system by selecting appropriate CATs of channels, configuring their parameter values, and changing abstraction levels of CATs.
ARRAY

Figure 1. SoCBase-DE CAT refinement
For each CAT, we provide a source code generator that outputs an instance of the CAT configured with specific parameter values at a selected abstraction level. If all the instances of each CAT are completely verified, the correct-by-construction of communication architectures can be guaranteed. Therefore, the confidence level of CATs is very important in the SoCBase-DE design flow.
RTL Generation for CATs using Formal Specification
The confidence level of CAT should be much higher just like that of the ASIC standard cell library. In this paper, we propose a CAT design and verification flow.
Figure 2. CAT generation for SoCBase-DE
Communication channels have simple functions and precise protocols. Therefore, we try to create the communication blocks automatically by constructing a translator from LTL formulas to Bluespec temrewriting-system (TRS) formulas [2] . With a Bluespec compiler, a Verilog RTL can be synthesized from TRS formulas. This RTL implementation is then verified by model checking with LTL formal specifications using VIS solver [3] . Furthermore, these CAT instances are transformed to CAT template generators of the communication channel library to be used in communication DSE on the SoCBase-DE design flow as show in Figure 2 .
First of all, input LTL properties are split into atomic properties, which are then modified and transformed into Bluespec TRS. Each execution sequence has inverted indexes [4] to its LTL properties to create Bluespec rules effectively. And the Bluespec rules' conditions are combined from condition sequences indicated by the inverted indexes. It is necessary to make the atomic properties from the input properties for obtaining Bluespec TRS by recombining the atomic properties.
1. if seq1⇒ seq2∧seq3, then divide it into seq1⇒ seq2 and seq1⇒ seq3 2. if seq1∨seq2⇒ seq3, then divide it into seq1⇒ seq3 and seq2⇒ seq3 3. if seq1⇒ seq2∨seq3, then divide it into seq1∧¬ seq2⇒ seq3 and seq1∧¬ seq3⇒ seq2
In order to determine the task to perform in the current cycle or in the next cycle, it is essential to reduce the number of the operator X less than one. In that form, the signals of the properties can be mapped into registers or wires. For example, in the below property P3, if r1 is high, g1 has to be high in the two cycles later. In other words, if r1 was high in the previous cycle, g1 should be high in the next cycle.
Figure 3. Flow of the LTL2TRS
In this manner, the properties are translated into Bluespec rules when the execution sequence includes the operator X and the signal of the execution sequence is mapped into a register, or when the execution sequence doesn't include the operator X and the signal of the execution sequence is mapped into a wire. The conditions of Bluespec rules are generated from the condition sequences of a set of LTL properties which including the execution sequence. A series of logical Ors of the condition sequences is translated into the conditions. Then the execution sequence is translated into the body of the Bluespec rules. And then, Bluespec TRS description generated from LTL properties is compiled to Verilog HDL by the Bluespec compiler.
As shown in Figure 2 , model checking is adapted for verifying CAT instances in the CAT design flow. No matter what Bluespec checks the equivalence from Bluespec TRS to RTL, the model checking flow is needed for detecting errors from LTL to Bluespec TRS. Properties, which are inputs of model checking, are already prepared, because design starts from LTL properties on the proposed CAT generation flow. This enables the designer to unify design and verification for CAT generation from one source.
